Abstract -This paper presents a noise analysis model, which allows hasic phase noise calculations of a ZA PLL fractional-N synthesizer. Calculation results on various ZA orders of multiple architectures, feedback and feedforward, and on transient process, which provides quick visualization of the design methods used to minimize the required settlingtime, will he presented.
I. INTRODUC~ON
In contrast to classical integer-N PLL, it is well known that a factional-N synthesis greatly increases the frequency resolution of the synthesizer without lowering the reference frequency. However, by varying the divider modulus, phase jitter is produced resulting in spurs at the synthesizer output [I] . The method of combining EA modulation and a fractional-N synthesis has been introduced to conflict this problem. EA modulation is a noise shaping technique, which modulators generate a control sequence with an average density corresponding to the desired frequency such that the inherent phase jitter is shifted away from baseband to higher frequencies.
PLL-based synthesis is widely used in cellular telephones and communications systems where good phase noise is critical [2]. However, a ZA based synthesizer has the negative effect of introducing quantisation noise. Simulating the effects of this quantisation noise as well as the synthesizer's dynamic response to variations of the ZA input can help evaluate stability and characterize the system's performance. Besides phase noise and spurious signals performances, an important aspect of PLL design is the required settlingtime. Requirements are that the synthesizer has to switch between bands and settle to another frequency within a preset time. The settling-time is fundamentally determined by the loop bandwidth. Many loop bandwidth enhancement schemes have been reported in literature [3, 4] in attempting to generate low noise and low spur signals while achieve fast settling-time. These adaptive PLLs are typically based on increasing the charge pump current andlor reducing the time constants of the loop filter.
Agilent EEs of Advanced Design System may consider the most popular software for simulating a fractional-N PLL [SI. An instantaneous realization of its performance aspects will be very useful before any time-consuming simulation. This paper examines the required settling-time of PLL design and its phase noise performance. Using the Laplace transform technique, the transient process can easily be evaluated. The effects on settling-time by using different settings for the loop's capacitors and for the roots ratio of the characteristic polynomial have been quantified. The computed results provide quick visualization of the design methods used to minimize the required settling-time will be presented. A simple model for XA PLL fractional-N synthesizer that allows basic analysis of its dynamic and noise performance also has been developed. Calculation results on various orders for EA modulators of two commonly used structures, multiple feedback and multiple feedforward, illustrate the impact of ZA quantisation noise.
BACKGROUND
A closed-loop EA fractional-N synthesizer typically comprises a phase-frequency detector (PFD), a loop filter and a voltage-controlled oscillator (VCO) in the forward path, a frequency modulus divider in the feedback path and a XA modulator. A PFD is a nonlinear device whose output contains the phase difference between the two oscillating input signals, the reference signal and the divided signal. The output of a PFD, the phase error, is used as the control voltage for the VCO. The phase error is then low pass filtering through a loop filter. VCO is another nonlinear device, which output frequency is further divided down to a lower frequency signal by a divider. The synthesizer ensures high frequency resolution by dithering, dithered between integer values to achieve fractional divide ratios. This dithering action is accomplished through a SA modulator. The synthesizer ultimately achieves accurate setting of its output frequency by locking to the reference frequency. 
IV. PARAMETERIZATION OF ZA PLLBASED SYNTHESIZER

A. Dynamic and Noise Analysis Model
The PLL loop operates on various noise sources, as tabulated in Table I . The magnitude of the loop transfer function squared, vrcfi12, multiplied by the phase noise of the source, So J.f), provides the output phase noise power of that source, So-on,@, at the output of the loop.
Calculation of the output phase noise power for some noise sources however is complicated by the fact that both discrete-time and continuous-time signals are presented.
Since the noise sources appear in different circuit nodes throughout the loop, the frequency response of loop transfer function between each source and the output will be different. It can also be seen from Table I that a base function that provides a simple description of all the loop 
By superposition the results tabulated in Table I , it is possible to power sum the effects of all the individual noise sources. Fig.2 shows the parameterized model of a EA PLL for dynamic response and noise calculations. VCO noise is high-passed filtered by the PLL dynamics, 1 -A@), whilst the other noises are low-passed filtered by the PLL dynamics, A@). 
where a i s the ratio between b and a, for O< a < I .
The transient process is obtained by computing the inverse Laplace transform of 4 f ( s ) / [ I+GH(s)l.
The parameter 9f;(s) represents the frequency step function at the PFD input in the complex domain. The settling-time, t,, in turn depends on the normalized settling-error, p = e/Ah, whereas e is the error signal (residual error).
V. RESULTS
A. Phase Noise
Four noise sources are used in here to demonstrate the effectiveness of the. parameterized noise model shown in Fig.2 , which include reference-oscillator, main-divider, VCO and ZA modulator. The ZA PLL-based synthesizer consists of a PFD with Kp of OSV/rad, an active integrator, a VCO with Kv of lOMHz/V, and a feedback division ratio of IO'. The overall phase noise output is computed through the use of the phase noise coefficients ki that were reported in reference [2] , for a commercial IOMHz crystal oscillator, a main-divider, and a VCO. It was reported that these coefficients, as tabulated in Table   11 , were experimentally determined using asymptotic lines with various slopes to approximate the noise plot from a given manufacturer's data sheet. For the quantisation phase noise, a 2d order ZA modulator of multiple feedback structure rejects the noise by -4OdB/decade.
The total phase noise along with the four contributors that make up the overall noise is shown in Fig.3 . The overall noise power in the PLL output is a function of its bandwidth. The influence of oscillator noise and maindivider noise dominate at low frequencies, whilst VCO and ZA quantisation noise dominate at high frequencies. Fig.4 demonstrates the impact of ZA quantisation noise on a conventional PLL's noise performance. It is clearly seen that a ZA PLL-based synthesizer has a dramatic effect on the overall phase noise at high frequencies. High-pass filtering of this quantisation noise can he achieved through higher order ZA modulators, which consequently improve the signal to quantisation noise in the baseband.
In comparison between a single-stage XA modulator of multiple feedforward and of multiple feedforward, the former structure attempts to further improve the process of noise shaping than the latter. It is noted that Eq(2) indicates an approximation for the settling-time, although it does not ensure the exact global minimum. 
VI. CONCLUSION
In this paper, a general model for XA PLL-based synthesizers has been developed. The model was obtained by simply incorporating a XA modulator model into a PLL. The PLL model was shown best to describe by a base transfer function A m , and was then parameterized by A m , which further simplifies phase noise calculations. This was used to illustrate the effect of XA quantisation noise. The multiple feedforward structure was shown to provide better noise shaping at high frequencies than the multiple feedback structure of the same XA modulator's order. A quantitative feels for a near minimal settling-time of PLL design also has been presented, which further comforts the problem of loop bandwidth enhancement.
